5

10

20

## WHAT IS CLAIMED IS:

1. A method for fabricating a non-volatile memory, comprising:

providing a substrate having a strip stacked structure thereon, wherein the strip stacked structure comprises a gate conductive layer and a dielectric layer;

forming a buried drain in the substrate beside the strip stacked structure;

forming an insulating layer on the buried drain;

forming sequentially a silicon layer and a cap layer over the substrate covering the strip stacked structure and the insulating layer;

patterning the cap layer, the silicon layer, and the strip stacked structure in a direction perpendicular to the buried drain to form a plurality of gate structures;

forming a liner layer on exposed surfaces of the silicon layer, the gate structures and the substrate;

removing the cap layer; and

forming a metal salicide (self-aligned silicide) layer on the silicon layer.

2. A method for fabricating a nitride read-only memory (NROM), comprising:

providing a substrate having a strip stacked structure thereon, wherein the strip

stacked structure comprises a gate conductive layer and a charge trapping layer;

forming a buried drain in the substrate beside the strip stacked structure; forming an insulating layer on the buried drain;

forming sequentially a silicon layer and a cap layer over the substrate covering the strip stacked structure and the insulating layer;

patterning the cap layer, the silicon layer, and the strip stacked structure in a direction perpendicular to the buried drain to form a plurality of gate structures;

forming a liner layer on exposed surfaces of the silicon layer, the gate structures

## and the substrate;

15

20

removing the cap layer; and

forming a metal salicide (self-aligned silicide) layer on the silicon layer.

- 3. The method of claim 2, wherein forming the metal salicide layer comprisesforming a titanium salicide layer.
  - 4. The method of claim 3, wherein forming the titanium salicide layer requires a temperature from about 600°C to about 800°C.
  - 5. The method of claim 2, wherein forming the metal salicide layer comprises forming a cobalt salicide layer.
- 6. The method of claim 5, wherein forming the cobalt salicide layer requires a temperature from about 600°C to about 700°C.
  - 7. The method of claim 2, wherein the charge trapping layer comprises one selected from the group consisting of a silicon oxide/silicon nitride/silicon oxide (ONO) stacked layer, a silicon nitride/silicon nitride/silicon nitride/silicon nitride/silicon nitride/silicon oxide (NNO) stacked layer.
    - 8. The method of claim 2, wherein the liner layer comprises silicon oxide.
    - 9. The method of claim 2, wherein the silicon layer comprises polysilicon.
  - 10. The method of claim 2, wherein the insulating layer comprises silicon oxide formed from tetraethyl-ortho-silicate (TEOS-oxide).
    - 11. The method of claim 2, wherein the cap layer comprises silicon nitride.
      - 12. A method for fabricating a read-only memory, comprising:

providing a substrate having a strip stacked structure thereon, wherein the strip stacked structure comprises a gate conductive layer and a gate dielectric layer;

forming a buried drain in the substrate beside the strip stacked structure;

15

forming an insulating layer on the buried drain;

forming sequentially a silicon layer and a cap layer over the substrate covering the strip stacked structure and the insulating layer;

patterning the cap layer, the silicon layer, and the strip stacked structure in a direction perpendicular to the buried drain to form a plurality of gate structures;

forming a liner layer on exposed surfaces of the silicon layer, the gate structures and the substrate;

removing the cap layer; and

forming a metal salicide (self-aligned silicide) layer on the silicon layer.

- 13. The method of claim 12, wherein forming the metal salicide layer comprises forming a titanium salicide layer.
  - 14. The method of claim 13, wherein forming the titanium salicide layer requires a temperature from about 600°C to about 800°C.
  - 15. The method of claim 12, wherein forming the metal salicide layer comprises forming a cobalt salicide layer.
    - 16. The method of claim 15, wherein forming the cobalt salicide layer requires a temperature from about 600°C to about 700°C.
      - 17. The method of claim 12, wherein the liner layer comprises silicon oxide.
      - 18. The method of claim 12, wherein the silicon layer comprises polysilicon.
- 20 19. The method of claim 12, wherein the insulating layer comprises silicon oxide formed from tetraethyl-ortho-silicate (TEOS-oxide).
  - 20. The method of claim 12, wherein the cap layer comprises silicon nitride.